

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/658,882	09/09/2003	Kuo-Tung Chang	AMD-H0642	3204
7590 06/08/2006			EXAMINER	
WAGNER, MURABITO & HAO LLP			LEE, EUGENE	
Third Floor Two North Market Street			ART UNIT	PAPER NUMBER
San Jose, CA 95113			2815	
			DATE MAILED: 06/08/2006	í

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/658,882	CHANG ET AL.				
Office Action Summary	Examiner	Art Unit				
	Eugene Lee	2815				
The MAILING DATE of this communication ap	<u> </u>	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING IDENTIFY OF THE MAILING I	DATE OF THIS COMMUNICATIO .136(a). In no event, however, may a reply be tild d will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDONE	N mely filed the mailing date of this communication. ED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 5/15	<u>9/06</u> .					
2a)⊠ This action is FINAL . 2b)□ Thi	,					
, ,,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.				
Disposition of Claims	•					
4) Claim(s) 1-3 and 6-13 is/are pending in the at 4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) 1-3 and 6-13 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/	awn from consideration.					
Application Papers	•					
9) The specification is objected to by the Examin 10) The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	ccepted or b) objected to by the e drawing(s) be held in abeyance. Se ction is required if the drawing(s) is ob	e 37 CFR 1.85(a). njected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119		•				
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	nts have been received. nts have been received in Applicat ority documents have been receiv au (PCT Rule 17.2(a)).	ion No ed in this National Stage				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summan Paper No(s)/Mail D 5) Notice of Informal 6) Other:					

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 1 thru 3, and 6 thru 13 are rejected under 35 U.S.C. 103(a) as being unpatentable 2. over Mehrad et al. 6,765,257 B1 in view of Ito et al. 6,700,176 B2. Mehrad discloses (see, for example, FIG. 1) a memory (integrated circuit device) comprising a flash EPROM array (an array of flash memory cells) of memory elements (cells), said memory elements comprising a source, a drain and a stacked gate structure comprising a control gate line (control gate) 15, floating gate (charge trapping layer) 13, insulating layer (see FIG. 2 of Mehrad), horizontal source line (common source line) 17, and source contact 32. The source contact 32 is coupled to the source diffusion. The source contact 32 is coupled to said horizontal source line 17 wherein the horizontal source line is under the stacked gate structure. The source contact is in the same row as drain contacts 34. Mehrad does not disclose a region under said stacked gate structure comprising overlapping lateral diffusions of implantation regions of said source and said drain. However, Ito discloses (see, for example, FIG. 3) an anti-fuse device 300 comprising overlapping source-drain extension regions 320, 322 wherein an overlapped region 350 exists. The overlapped region is underneath the gate 112. In column 6, lines 46-49, Ito discloses reduced on-state resistance and improved current characteristics. Therefore, it would have been

Art Unit: 2815

obvious to one of ordinary skill in the art at the time of invention to have a region under said stacked gate structure comprising overlapping lateral diffusions of implantation regions of said source and said drain in order to reduce on-state resistance and improve current characteristics.

Regarding claim 2, see, for example, FIG. 1, wherein Mehrad discloses the control gate line (substantially straight word lines) 15.

Regarding claim 3, see, for example, FIG. 1, wherein Mehrad discloses the horizontal source line 17 having a substantially uniform width.

Regarding claim 6, see, for example, column 1, lines 12-13, wherein Mehrad discloses a FLASH memory array which is non-volatile memory.

Regarding claim 7, see, for example, FIG. 1 wherein Mehrad discloses a floating gate 13.

Regarding claim 9, see, for example, FIG. 2 wherein Mehrad discloses a source diffusion (one of said implantation regions) and a source contact (first source contact) 32.

Regarding claims 10, and 13, see, for example, FIG. 2 wherein Mehrad discloses a horizontal source line 17, which couples source diffusions. The horizontal source line connects multiple cells together to share the same source region.

Regarding claim 11, see, for example, FIG. 2 wherein Mehrad discloses multiple gates (gate and second gate) 13.

Regarding claim 12, see, for example, FIG. 2 wherein Mehrad discloses multiple source contacts (first source contact, and second source contact) 32.

Art Unit: 2815

Response to Arguments

3. Applicant's arguments with respect to claims 1-3, and 6-13 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

INFORMATION ON HOW TO CONTACT THE USPTO

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eugene Lee whose telephone number is 571-272-1733. The examiner can normally be reached on M-F 8-5.

Art Unit: 2815

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Eugene Lee June 1, 2006

